The international SCI standard IEEE/ANSI 1596 a [Ref.
Overview
SCI has found acceptance in a large sector of the computer industry with announcements by Data General, Siemens/Nixdorf, Sequent, Unisys, AT&T, ICL, Intel, and IBM. Apart from specialized components (GaAs chips like in the Convex MPP machine) a number of cheaper CMOS chips, boards and switches are commercially available. The speed of SCI CMOS chips is moving from 200 Mbyte/s towards 1 Gbyte/s.
The dominance of PCI as the universal "open" computer bus with autoconfiguration (plug&play), both BIOS and PREP compliance (PC and PowerPC architecture) and support for bus hierarchies ( multiport data access) is manifested by today's overall availability of computers with PCI extensions from companies like Intel (Pentium), IBM/Apple (PowerPC), DEC (Alpha), and Motorola (PowerPC on VME board).
Coming multi-processor systems, such as multple P6 processors in a SMP desktop use SCI as the low latency CPU interconnect, and PCI as peripheral memory bus. Cluster computing is therefore becoming an economic choice by using PCI-SCI bridges and SCI as the desktop interconnect.
SCI in DAQ systems
The design of the DAQ systems for the Large Hadron Collider (LHC) is challenged by factors of 100 in size and data rates if compared to LEP. Apart from a new bandwidth requirement, a consequence is the need for scaling, i.e. the interconnect must not saturate when its size is increased from a testbeam size to the full size of LHC. The shared bus solutions of LEP (VME & Fastbus) are inherently limiting the overall bandwith gain when more and more devices are added. SCI's built-in scaling capabilities have been verified by simulations a up to tens of Gbyte/s for large, eventbuilder sized, multistage switch models [Ref.
2.] . Latency, i.e. the delays for handshaken transfer of data from a producer to a consumer, i.e. across an eventbuilder switch, should be minimized for obvious reasons: eliminate buffer overflows and allow for use of fast-access static memories at much higher data security levels than possible with dynamic memories b . The latency of a switch stage is today already as low as 0.7 us. Not surprisingly RD24 measured with first generation SCI switches dataless eventbuilder rates in the order of 50 KHz. Event synchronization, needed particularly for very high rate push architectures is possible via SCI without the need for specially tuned parallel networks: SCI provides computer instructions, like fetch&add, to be used for indivisible, global operations (global counters etc.). Both high rate push architectures ( 2nd level) and memory-like read architectures ( 3rd level) may coexist, due the split transactions in a buslike interconnect without top or bottom.
Understanding SCI
SCI eliminates the bus loading by using well terminated, parallel, point-to-point links running at very high frequencies (up to 500 MHz). These links interconnect neighboring SCI nodes in rings [Figure1]. 
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Larger SCI systems consist of many ringlets, interconnected via switches. The scaling limit for each ringlet is about a factor of two of its raw link bandwith. Switch components consist of 2 *2 a switches , which scale up to nearly the sum of bandwith of four ringlets. Larger switches are built as multistage network from interconnected 2*2 switches. For example, an 8 * 8 multistage switch requires twelve 2*2 components. Using the 500 Mbyte LC-II technology from Dolphin, such a switch provides 1.6 Gbyte/s thoughput with less than 2 us latency across the fabric. Each of its 8 input or output ringlets may interconnect a number ( assume 10 ) of producer and/or consumer nodes. Effectively this fabric then provides an equivalent of an 80 * 80 point-point switch.
Each node may transmit multiple read or write requests in form of short packets ( up to 64 bytes), inserted "elastically" by the SCI linc controller's link port in between other bypassing SCI packets. The split transaction ( request & response packets) provides quasisimultaneous sharing of SCI bandwith between several nodes. The latencies for acknowledgments (echos) are as low as the ringlet roundtrip delay, typically a few hundred nanoseconds. Echo packets also include retry information in case of a busy destination.
SCI is like a virtual bus since bus access is quasi-simultaneous for all nodes and normally immediate. SCI allows for bus-to-bus transparency, i.e. CPU bus cycles can be converted by hardware to SCI packets and vice versa, i.e. the application does not need to know about SCI. First commercial bridge examples for SCI are SBUS-SCI and PCI-SCI. Shared memory applications which use these interface exhibit very low latencies since no software layers are needed. Due to this transparency, remote memory ( i.e. a data producer) may be accessed from a CPU ( a data consumer) much like local memory. The access delays over remote SCI connections are recoverable by using the caching options of SCI.
Industry acceptance of SCI
SCI is compliant with a set of technologies such as LVDS ( low voltage differntial signalling), GLINK (GiGalink serial optical fibre transmission ), OPTOBUS (parallel optical transmission technology ) and others ( RAMLINK, SYNCLINK ). Seen as a home standard for compliant technologies, the expected lifetime of SCI extends beyond the lifetimes of individual technologies.The first SCI computer, the Convex Exemplar holds the SpecRate fp record. Dolphin, a norwegian company and RD24 collaborator, became the first developer of core SCI technology. Producing SCI chips and adapter cards, Dolphin provide the state of the art for the symmetric multiprocessor (SMP) servers, scalable I/O systems, and clusters of servers and workstations. Data General will create a new generation of SMP servers incorporating up to 100 P6 CPUs running UNIX and Windows NT. DG will use Intel's quad-P6 boards with cache coherent, distributed shared memory and a PCI I/O channel, using SCI as an interconnect with ASICs from Dolphin. Siemens-Nixdorf (SNI) agreed to use Dolphin's PCI-SCI bridge chip and the SCI protocol engine to develop a scalable I/O system for a new multiprocessor Unix server systems. Dolphin's SCI protocol engine will be utilized in two ASICs developed by Siemens-Nixdorf. Several SCI desktop computers are expected to reach the market in 1996.
a. 2 ring * 2 ring
PCI, industries defacto Peripheral Component Interconnect
PCI is today's industry bus extension for both processor platforms and VMEbus modules. It supports both the BIOS and the PREP compliant computer worlds via a jumperless (plug&play) configuration. PCI's hierarchical bus features offer many possibilies, like multi-port data access, to be exploited by DAQ applications. PCI performance is moving from its current 132 Mbyte/s raw bandwith to 264 Mbyte/s by doubling of its bus size. A final bandwith of 528 Mbyte/s can be achieved by doubling the clock frequency. Due to its reflected wave technology as required for CMOS chip interconnection, PCI is constrained to small distance. This locality can be overcome by bridging PCI to SCI, in particular by mapping SCI memory into PCI memory space in order to enable transparent hardware transactions from PCI to PCI, over SCI.
The importance of a PCI-SCI bridge was recognized by RD24 collaborators from CERN and LBL [Ref. 8.] in 1994 and a common design projectwas launched to specify and build a first PCI-SCI bridge. The baseline idea was to interconnect DAQ memories to low level trigger processors over SCI. A list of advantageous features is shown in [ Figure  2 ]. Such a brige should allow to standardize a on PCI as interconnect for VME and CPU platforms and use SCI as scalable processor-memory interconnect in between. A first implementation, using high density FPGA's and full VHDL design [Ref. 5.] is now under test in several labs. This is a PMC mezzanine [ Figure 3 ] for use on commercial VME boards. A second, electrically equivalent implementation is being prepared at CERN as PCI extension card for use in a BIOS or PREP compliant computers.
Unlike commercial PCI-SCI bridge projects, RD24 added options for data driven a. PCI is however neither national, nor international standard 6.] for event gathering is required to enable multi-source data pushing from producers to a consumer. The DMA was implemented with a multi-master DMA control access, allowing the DMA host to be resident either on the SCI or the PCI side. Figure 3 : PCI-SCI bridge board fror VME (PMC standard) .
Combining SCI and PCI: a perfect match
SCI extends PCI's locality across distance, fully maintaining PCI bandwith. A memory on a remote PCI segment can be addressed like local memory, provided the bridge supports memory transparency.Both shared memory and message passing paradigmscan be implemented and may co-exist.
SCI-PCI based VME test system
It is obvious that once a "single ringlet" VME-PC test environment is established, the PCI buses of a variety of VME modules and a Personal computers may be connected to extend the system up to a switch based SCI network, capable of merging concurrent traffic of many PCI buses. RD24's work for 1996 is therefore concentrating on building a simple test system as part of the DAQ generic research program of computing for LHC. All necessary parts, including ringlets, switches and SCI-PCI bridges to VME or to desktop computers are available to be integrated into the context of a user test system.
